EPF8282ATC100

EPF8282ATC100, Flexible Logic Element MatriX, 7.0 V, 25 mA, SSOP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $12.00~12.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 1560 :	12.00 / Piece

PartNumber:: EPF8282ATC100

Brand:: Altera - Altera | Pack: | D/C:

Availability:: Supply Ability: 1/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Sukey's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-06-05

From Other Seller

Part Number:EPF8282ATC100
US $12.00 - 12.00
Quantity:

piece

Product Summary

The EPF8282ATC100 is an Alteras Flexible Logic Element MatriX (FLEX ). The EPF8282ATC100 combines the benefits of both erasable programmable logic devices (EPLDs) and fieldprogrammable gate arrays (FPGAs). The EPF8282ATC100 is ideal for a variety of applications because it combines the fine-grained architecture and high register count characteristics of FPGAs with the high speed and predictable interconnect delays of EPLDs. Logic is implemented in LEs that include compact 4-input look-up tables (LUTs) and programmable registers. High performance is provided by a fast, continuous network of routing resources.

Parametrics

EPF8282ATC100 absolute maximum ratings: (1)VCC Supply voltage With respect to ground: –2.0 to 7.0 V; (2)VI DC input voltage: –2.0 to 7.0 V; (3)IOUT DC output current, per pin: –25 to 25 mA; (4)TSTG Storage temperature No bias: –65 to 150 ℃; (5)TAMB Ambient temperature Under bias: –65 to 135 ℃; (6)TJ Junction temperature Ceramic packages, under bias: 150 ℃, PQFP and RQFP, under bias: 135 ℃.

Features

EPF8282ATC100 features: (1)Low-cost, high-density, register-rich CMOS programmable logic device (PLD)family; (2)In-circuit reconfigurability (ICR)via external Configuration EPROM or intelligent controller; (3)Fully compliant with the peripheral component interconnect (PCI)standard; (4)Built-in Joint-Test Action Group (JTAG)boundary-scan test (BST)circuitry compliant with IEEE Std. 1149.1-1990 on selected devices; (5)MultiVolt I/O interface enabling device core to run at 5.0 V, while I/O pins are compatible with 5.0-V and 3.3-V logic levels; (6)Low power consumption (typical specification less than 0.5 mA in standby mode).