(China (Mainland))
Product Summary
The EP20K400EFC672 is a PLD designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. The EP20K400EFC672 is configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller.
Parametrics
EP20K400EFC672 absolute maximum ratings: (1)VCCINT, Supply voltage With respect to ground: –0.5v to 3.6 V; (2)VCCIO: –0.5v to 4.6 V; (3)VI, DC input voltage: –2.0v to 5.75 V; (4)IOUT, DC output current, per pin: –25mA to 25 mA; (5)TSTG, Storage temperature: –65 to150 ℃ at No bias; (6)TAMB, Ambient temperature Under bias: –65 to 135 ℃; (7)TJ, Junction temperature:135 ℃ at PQFP, RQFP, TQFP, and BGA packages,under bias;150 ℃ at Ceramic PGA packages, under bias.
Features
EP20K400EFC672 features: (1)Industry first programmable logic device (PLD) incorporating system-on-a-programmable-chip (SOPC) integration; (2)High density; (3)Designed for low-power operation; (4)Flexible clock management circuitry with up to four phase-locked loops (PLLs); (5)Advanced interconnect structure; (6)Advanced packaging options; (7)Advanced software support.
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 EP20K400EFC672-1X |
|
IC APEX 20KE FPGA 400K 672-FBGA |
Data Sheet |
|
|
||||||
|
EP20K400EFC672-1XN |
|
IC APEX 20KE FPGA 400K 672-FBGA |
Data Sheet |
|
|
||||||
|
EP20K400EFC672-2X |
|
IC APEX 20KE FPGA 400K 672-FBGA |
Data Sheet |
|
|
||||||
|
EP20K400EFC672-3 |
|
IC APEX 20KE FPGA 400K 672-FBGA |
Data Sheet |
|
|
||||||
|
EP20K400EFC672-2 |
|
IC APEX 20KE FPGA 400K 672-FBGA |
Data Sheet |
|
|
||||||
|
EP20K400EFC672-2N |
|
IC APEX 20KE FPGA 400K 672-FBGA |
Data Sheet |
|
|
||||||
|
EP20K400EFC672-3N |
|
IC APEX 20KE FPGA 400K 672-FBGA |
Data Sheet |
|
|
||||||
