Product Summary
The hef4027bt is a dual JK flip-flop. The hef4027bt is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs (O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (CD) and set-direct (SD) are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. The applications of the hef4027bt include Registers, Counters, Control circuits.
Parametrics
hef4027bt absolute maximum ratings: (1)supply voltage, VDD: -0.5 to +18 V; (2)input clamping current, IIK: ±10mA; (3)input voltage, VI: 0.5 to VDD +0.5 V; (4)output clamping current, IOK: ±10mA; (5)input/output current, II/O: ±10mA; (6)supply current, IDD: 50mA; (7)storage temperature, Tstg: -65 to +150℃; (8)ambient temperature in free air, Tamb: -40 to +85℃; (9)total power dissipation Tamb, Ptot: -40℃ to +125℃, DIP16 package: 750mW; SO16 package: 500mW; (10) power dissipation, P: 100mW.
Features
hef4027bt features: (1)Fully static operation; (2)5 V, 10 V, and 15 V parametric ratings; (3)Standardized symmetrical output characteristics; (4)Operates across the full industrial temperature range -40℃ to +85℃; (5)Complies with JEDEC standard JESD 13-B; (6)ESD protection: HBM JESD22-A114E exceeds 2000 V; MM JESD22-A115-A exceeds 200 V.
Diagrams
Image | Part No | Mfg | Description | Pricing (USD) |
Quantity | |||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
HEF4027BT,652 |
NXP Semiconductors |
Flip Flops DUAL JK F/F EDGE-TRG |
Data Sheet |
|
|
|||||||||||||
HEF4027BT,653 |
NXP Semiconductors |
Flip Flops DUAL JK FLIP-FLOP |
Data Sheet |
|
|
|||||||||||||
HEF4027BTD |
NXP Semiconductors |
Flip Flops DUAL JK F/F EDGE-TRG |
Data Sheet |
Negotiable |
|