EPM7128AETC144-7

logic device, 4.6V, 25mA, QFP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $19.57~19.57 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 200 :	19.57 / Piece

PartNumber:: EPM7128AETC144-7

Brand:: Altera - Altera | Pack: QFP | D/C: 02+

Availability:: Supply Ability: 100/Month Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Sukey's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-07-03

From Other Seller

Part Number:EPM7128AETC144-7
US $19.57 - 19.57
Quantity:

piece

Product Summary

The epm7128aetc144-7 is a high-density, high-performance devices based on Altera second-generation MAX architecture. The epm7128aetc144-7 provides programmable speed/power optimization. The epm7128aetc144-7 contains from 32 to 512 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs) .

Parametrics

epm7128aetc144-7 absolute maximum ratings: (1) Supply voltage Vcc: -0.5 to 4.6V (With respect to ground) ; (2) DC input voltage VI: -2.0 to 5.75V (With respect to ground) ; (3) DC output current, per pin: -25 to 25mA; (4) Storage temperature Tsth: -65 to 150°C; (5) Ambient temperature TA: -65 to 135°C; (6) Junction temperature Tj: 135°C (BGA, FineLine BGA, PQFP, and TQFP packages, under bias) .

Features

epm7128aetc144-7 features: (1) High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX) architecture; (2) 3.3-V in-system programmability (ISP) through the built-in IEEEStd.1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability; (3) Built-in boundary-scan test (BST) circuitry compliant with IEEEStd.1149.1; (4) Supports JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71; (5) Pin-compatible with the popular 5.0-V MAX7000S devices; (6) High-density PLDs ranging from 600 to 10,000 usable gates; (7) Extended temperature range.