(China (Mainland))
Product Summary
The 74ABT16373A is a 16-bit transparent D-type latche with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance load. The 74ABT16373A is particularly suitable for implementing buffer register, I/O port, bidirectional bus driver, and working register.
Parametrics
74ABT16373A absolute maximum ratings: (1)Supply voltage range, VCC: –0.5 V to 7 V; (2)Input voltage range, VI (see Note 1): –0.5 V to 7 V; (3)Voltage range applied to any output in the high or power-off state, VO: –0.5 V to 5.5 V; (4)Current into any output in the low state, IO: 96 mA; (5)Input clamp current, IIK (VI < 0): –18 mA; (6)Output clamp current, IOK (VO < 0): –50 mA; (7)Package thermal impedance, qJA (see Note 2): DGG package: 89°C/W; (8)Package thermal impedance, qJA (see Note 2): DL package: 94°C/W; (9)Storage temperature range, Tstg: –65°C to 150°C.
Features
74ABT16373A features: (1)Members of the Texas Instruments WidebusE Family; (2)State-of-the-Art EPIC-IIBE BiCMOS Design Significantly Reduces Power Dissipation; (3)Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17; (4)Typical VOLP (Output Ground Bounce)< 0.8 V at VCC = 5 V, TA = 25°C; (5)High-Impedance State During Power Up and Power Down; (6)Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise; (7)Flow-Through Architecture Optimizes PCB Layout; (8)High-Drive Outputs (–32-mA IOH, 64-mA IOL); (9)Package Options Include Plastic 300-mil Shrink Small-Outline (DL)and Thin Shrink Small-Outline (DGG)Packages and 380-mil Fine-Pitch Ceramic Flat (WD)Package Using 25-mil Center-to-Center Spacings.
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 74ABT16373ADGGRE4 |
Texas Instruments |
Latches 16B Transparent D-Type |
Data Sheet |
|
|
||||||||||||
 |
74ABT16373ADGGRG4 |
Texas Instruments |
Latches 16B Trans D-Type Latches |
Data Sheet |
|
|
||||||||||||
