EPM7128AETC144-5

EPM7128AETC144-5, programmable logic device, 4.6 V, 25 mA, SOP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $19.54~19.54 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 200 :	19.54 / Piece

PartNumber:: EPM7128AETC144-5

Brand:: Altera - Altera | Pack: SOP | D/C: 02+

Availability:: Supply Ability: 100/Month Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Sukey's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-07-10

From Other Seller

Part Number:EPM7128AETC144-5
US $19.54 - 19.54
Quantity:

piece

Product Summary

The EPM7128AETC144-5 is a programmable logic device.

Parametrics

EPM7128AETC144-5 absolute maximum ratings: (1)Supply voltage With respect to ground (2): –0.5 to 4.6 V; (2)DC input voltage: –2.0 to 5.75 V; (3)DC output current, per pin: –25 to 25 mA; (4)Storage temperature No bias: –65 to 150 ° C; (5)Ambient temperature Under bias: –65 to 135 ° C; (6)Junction temperature BGA, FineLine BGA, PQFP, and TQFP packages, under bias: 135 ° C.

Features

EPM7128AETC144-5 features: (1)High-performance 3.3-V EEPROM-based programmable logic devices (PLDs)built on second-generation Multiple Array MatriX architecture; (2)3.3-V in-system programmability (ISP)through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG)interface with advanced pin-locking capability: MAX 7000AE device in-system programmability (ISP)circuitry compliant with IEEE Std. 1532; EPM7128A and EPM7256A device ISP circuitry compatible with IEEE Std. 1532; (3)Built-in boundary-scan test (BST)circuitry compliant with IEEE Std. 1149.1; (4)Supports JEDEC Jam Standard Test and Programming Language (STAPL)JESD-71; (5)Enhanced ISP features: Enhanced ISP algorithm for faster programming (excluding EPM7128A and EPM7256A devices): ISP_Done bit to ensure complete programming (excluding EPM7128A and EPM7256A devices)Pull-up resistor on I/O pins during in-system programming; (6)Pin-compatible with the popular 5.0-V MAX 7000S devices; (7)High-density PLDs ranging from 600 to 10,000 usable gates; (8)Extended temperature range.