CDC2510BPWR

(PLL) clock driver, low-jitter, 6.5 V, ±50 mA, TSSOP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.50~1.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 2000 :	1.50 / Piece

PartNumber:: CDC2510BPWR

Brand:: Texas Instruments - TI | Pack: TSSOP | D/C: 05+

Availability:: Supply Ability: 4/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Sukey's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-06-21

From Other Seller

Part Number:CDC2510BPWR
US $1.50 - 1.50
Quantity:

piece

Product Summary

The CDC2510BPWR is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2510BPWR operates at 3.3-V VCC. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

Parametrics

CDC2510BPWR absolute maximum ratings: (1)Supply voltage range: -0.5 V to 4.6 V; (2)Input voltage range: -0.5 V to 6.5 V; (3)Voltage range applied to any output in the high or low state: -0.5 V to VCC + 0.5 V; (4)Input clamp current: -50 mA; (5)Output clamp current: ±50 mA; (6)Continuous output current: ±50 mA; (7)Continuous current through each VCC or GND: ±100 mA; (8)Maximum power dissipation: 0.7 W ; (9)Storage temperature range: -65 to 150℃.

Features

CDC2510BPWR features: (1)Designed to Meet PC SDRAM Registered DIMM Specification; (2)Spread Spectrum Clock Compatible; (3)Operating Frequency 25 MHz to 125 MHz; (4)tPhase Error Minus Jitter at 66MHz to 100MHz is ±150ps; (5)Jitter (pk – pk) at 66 MHz to 100 MHz is ±80ps; (6)Jitter (cyc – cyc) at 66 MHz to 100 MHz is |100 ps|; (7)Available in Plastic 24-Pin TSSOP; (8)Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications; (9)Distributes One Clock Input to One Bank of Ten Outputs; (10)Separate Output Enable for Each Output Bank; (11)External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input; (12)On-Chip Series Damping Resistors; (13)No External RC Network Required; (14)Operates at 3.3-V.